


♥ Details 影 Text to Image 管 HTML







insulating layers. Because each layer of magnetic material is very thin, e.g., less than 100 Angstroms, the magnetic material deposition preferably is by PVD, although other methods may be used. The magnetic stack 218 bottom magnetic layer is coupled to and makes electrical contact with the conductive lines 210 which may comprise wordlines, for example.

Ø

23

**

(3)

Qŧ

Cţ

Ø

*)

Q

Q

0

٠

ø

111

a

G

Œ

色色色色

B

[3027] In accordance with the present invention, a layer 240 is deposited over the magnetic stacks 218. The layer 240 $^\circ$ serves as hard mask for the magnetic stack 218 etch. The hard mask layer 240 may comprise, for example, an oxide cap comprising silicon oxide. Alternatively, the hard mask layer 240 may comprise other materials such as TiN, W, TaN, Ta, as examples. The hard mask layer 240 and magnetic layers are then patterned to form magnetic stacks 218. A resist (not shown) may be deposited and $\overline{\ \ }$ patterned with the magnetic stack pattern, and the pattern transferred to the hard mask layer 240. The resist is removed and the hard mask layer 240 is used to pattern the magnetic stack material 218.

[0028] Next, a dielectric layer 216, such as silicon nitride, is deposited over the magnetic stacks 218, filling the spaces between the magnetic stacks 218. The wafer 200 is planarized by, for example, chemical-mechanical polishing (CMP) using the hard mask layer or oxide cap 240 as a polish stop. The CMP process removes excess silicon nitride 216 to provide a planar surface which is co-planar with the silicon oxide cap 240.

[0029] A photo-lithography and etch process (not shown) are used to remove layer 216 in non-array region 206. Then a dielectric liner 242 is deposited over the magnetic stacks 218, conductive lines 210, and dielectric 208. The dielectric liner 242 preferably comprises silicon nitride and alternatively may comprise silicon carbide, for example. The dielectric liner 242 may be, for example, about 300 Angstroms thick. The dielectric liner 242 serves as an etch stop layer for subsequent processing steps.

[0030] A dielectric layer 220 is deposited over the dielectric liner 242, as shown in FIG. 2. The dielectric layer 220 serves as an ILD layer. The dielectric layer 220 preferably comprises, for example, silicon oxide. Alternatively, dielectric layer 220 may comprise other dielectric materials such as Silk.TM., fluorinated silicon glass, FOX.TM., as examples. The surface of the dielectric layer 220 is planarized, for example, by CMP to provide a

☑ Defails 智 Text 智 Image 智 HTML F

FULL

US 20020098676A1

(15) United States

(12) Patent Application Publication (10) Pub. No.: US 2003. Ning et al. (43) Pub. Date:

(54) METAL HARD MASK FOR ILD RIE PROCESSING OF SEMICONDUCTOR MEMORY DEVICES TO PREVENT OXIDATION OF CONDUCTIVE LINES

(?6) Inventors: Xian J. Ning, Mohegan Lake, NY (US); Joachim Nuetzel, Fishkili, NY (US)

Correspondence Address: SLATER & MATSIL, L.L.P. 17950 PRESTON RD, SUITE 1000 DALLAS, TX 75252-5793 (US)

(21) Appl. No.: 89/824,596

(22) Filed: Apr. 2, 2001


Related U.S. Applicati

(53) Non-provisional of provision 60/263,991, filed on Jan. 24, 26

Publication Classific

(57) ABSTRACT

memory array integrated circuit (200 (244) and reactive ion etching (RIE) (244) prevents exidation of underly (210).



♥ Details 對 Text 智 Image 警 HTML

nt Application Publication Dec. 25, 2003 Sheet 4 of 23 US 2003/023

FIG. 6A





FIG. 6B



Patent Application Publication Dec. 25, 2003 Skeet 5 of 23 US 2003/0234449 A1

FIG. 7A





FIG. 7B



O Details 贯 Text 智 Image 琶 HTML

Full

© Details 景 Text 口 Image 警 HTML


↑ 〒 《明白》 《日記》 1987 - 1987 is. 《西西日日日日日日 四国》

8

Ø

· ·

U.S. Patent Feb. 26, 2002 Sheet 1 of 3 US 6,351,408 B1



(12) United States Patent Schwarzl et al. (10) Patent No.: US 6,351,408 B1

(10) Patent No.: US 0,351,408 B1 (45) Date of Patent: Feb. 26, 2002

(54) MEMORY CELL CONFIGURATION

(15) Inventors: Singlified Schwarzl; Lother Risch, both of Neubiberg (DE)

(75) Assignee: Influent Technologies AG, Munich (DE)

(*) Notice: Subject to any disclaimer, the term of this passed is expended or adjusted under 35 U.S.C. 154(b) by 0 days.

(21) Appl. No. 09/844,761

(22) Filed: Apr. 6, 2000

(56)

Related U.S. Application Data

(53) Continueton of application No. PCT/DE95/2875, filed on Sep. 28, 1928.

(30) Foreign Application Priority Data

Oct. 6, 1997 (DE) 197 44 595 (51) Int. Cl.* G11C 11/90 (52) U.S. Cl. 365/158, 365/171; 345/209; 265/207; 365/173; 365/145

(58) Field of Search 365/158, 171, 365/158, 207, 173, 165

References Cited
U.S. PATENT DOCUMENTS

143,343 A 6,1957 Guilegher et al. 153,958 A 7,1957 Guilegher et al. FOREIGN PATENT DOCUMENTS

E 1 980 971 51673 E 197 26 851 A1 24598 P 0 613 148 A2 841994 P 0 780 912 A1 441997

OTHER PUBLICATIONS

"Technologiefrüherhenung, Technologiernstyse Megnetismus Band 2", Verein Denturber Ingezeure (Mengel), deted Aug 1997, perteins to the munitimed on p. I of the specification.

findion.
"Spin-Valve RAM Coli" (Rug et al.), dated Nov. 1995,
BEE Transactions on Magnetion, vol. 31, No. 6, pp.
3203-3208, se manufaced on p. 3 of the specification.
"An IC process compatible Nonvolatile Integration RAM"
(Turg et al.), EDM 95—957, pp. 5.7.1 to 5.7.3.


" edted by examine:

Primary Examinar—Richard Eims
Assisting Emouser—Vaniba Nguyan
(74) Attarney, Agent, or Firm—Horbert L. Letter
Lancence A. Grandberg; Wester H. Stemen

T) ABSTRACT

A money cell configuration has went lines and by lines running tensorerally with respect three to. Menney elements with a respective-stative effect are respectively momented between our of the word lines and one of the bit lines. The memory elements are disposed in at least two layers one above the other.

9 Claims, 3 Drawing Sheets



♥ Details 對 Text ね Image 警 HTML

Full

♥ Details 景Text 智 Image 譬 HTML